W. W. Hansen Experimental Physics Laboratory
STANFORD UNIVERSITY
STANFORD, CALIFORNIA 94305 - 4085

Gravity Probe B Relativity Mission

BOARD-LEVEL TEST PROCEDURE FOR THE GYROSCOPE SUSPENSION SYSTEM (GSS) AFT MONITOR AND TIMING (AMT) BOARD

PWA 8A01899 Rev B **S/N:** | |

GP-B Procedure
P0597 Rev A

Prepared by: Joseph R. Kilner Date

Approved by: William J. Bencze Date
RE, Gyroscope Suspension System (GSS) Group

Approved by: Dorrene Ross Date
GP-B Quality Assurance

Table of Contents:

1.0 Revision History

Rev Level	Comments/notes	Date	Revised By
-	First release of this test procedure	23-Feb-2000	JR Kilner
A	Updates after dry-runs on gold system cards	27-Mar-2000	JR Kilner

2.0 Scope:

This procedure details the tests required to perform board-level electrical functional tests on the GSS Aft Monitor and Timing (AMT) card. No mechanical or thermal stress testing shall be performed at this time.

This test plan has been written to be run with the GSS "Gold System" test fixture – an electrically and interface equivalent of the GSS flight units. In General, the board under test shall be inserted into the gold system in place of the equivalent gold system card, any additional electrical connections to the gold system shall be made, and a set of software-based and possibly manual tests will be run on the board. Upon successful completion of this procedure, this board is considered electrically functional.

All data recorded during this test is recorded in this document; each test of a board will use its own copy of this procedure, and will be identified by serial number in the upper right corner.

3.0 Reference Documents

3.1. GSS Gold System Hardware and Software Configuration Standard, S0663

3.2. PWA Drawing, GSS AMT board, 8A01899

3.3. PWB Drawing, GSS AMT board, 8A01872

3.4. Programming specification, GSS AMT FPGA, PN: 26220 Rev-

3.5. Electrostatic Discharge Control Program for Protection of Electrical and Electronic Parts, Assemblies, and Equipment, MIL-STD-1686

4.0 Test Facilities

HEPL Room 127, Stanford University.

5.0 QA Provisions:

5.1. This procedure shall be conducted on a formal basis to its latest approved and released version. The QA Program Engineer (D. Ross) and the ONR representative (E. Ingraham) shall be notified 24 hours prior to he start of this procedure. QA may monitor the execution of all or part of this procedure should they elect to do so.

Date/time:_____ Date/time:_____
GP-B QA (D. Ross) ONR (E. Ingraham)

5.2. Upon completion of this procedure, the GSS manager and the GP-B QA manager shall certify her/his concurrence that the procedure was performed and accomplished in accordance with the prescribed instructions by signing and dating his approval at the end of this procedure.

6.0 Test Personnel

This test procedure is to be conducted only by the following personnel:

6.1. William Bencze

6.2. Scott Smader

6.3. Joe Kilner

6.4. Lo Van Ho

7.0 General Instructions

7.1. Redlines can be initiated by the test personnel listed in Section 6.0 and must be approved by QA.

7.2. Test operators shall read this procedure in its entirety and resolve any apparent ambiguities prior to beginning this test.

7.3. Any nonconformance or test anomaly should be reported by a Discrepancy Report. Refer to the Quality Plan, P0108, for guidance. Do not alter or break test configuration if a test failure occurs; notify quality assurance.

7.4. Only the following persons have the authority to exit/terminate this test or perform a retest: Test operators listed in Section 6.0 and GP-B QA.

8.0 Hardware Safety Requirements:

8.1. This assembly is ESD sensitive; special care shall be exercised per the “Electrostatic Discharge Control Program for Protection of Electrical and Electronic Parts, Assemblies, and Equipment”, MIL-STD-1686

8.2. Ensure that power is removed from cable assemblies before connecting or disconnecting cable connectors.

8.3. Examine all mating connectors before attempting to mate them. Remove any foreign particles. Look for any damaged pins or sockets. Do not force the coupling action if excessive resistance is encountered. Ensure that key-ways are aligned when mating connectors.

9.0 Equipment Pretest Requirements:

9.1. The GSS Gold System in which this board is to be tested must have passed successfully the P0663 – Gold System Certification Procedure prior to the start of this test. Record the Gold System serial number and date of its certification, below

GSS Gold System	SN:	
	Date of Certification	
	Configuration (circle one)	Full Partial

10.0 Additional Test Equipment

The following support hardware, test equipment, or software will be used and the applicable information for the instruments shall be recorded below. Hand-written additions to this list may be made in the space provided below.

Equipment Description	Make	Model	SN	Cal Due
1. Digital Multimeter	Fluke			
2. Digital Oscilloscope with probes	Tektronix			
3. Analog Oscilloscope with probes	Tektronix			
4. PC with PC-EBI interface card and cable	-	-		NR
5. SRE Clock simulator	-	-		NR
6. Programmable clock generator	Stanford Research Systems (SRS)			
7. PC355 Test card				NR
8.				
9.				
10.				
11.				
12.				
13.				
14.				
15.				

11.0 Device Under Test (DUT):

Record the serial number of the board under test (ie, Device Under Test, or DUT).

PWA 8A01899B GSS Aft Monitor and Timing	SN:	

Test Operator:	Name:	

Start of test:	Date: Time:	

12.0 Pre-test visual inspection.

Note: All handling of this PWA shall be performed using ESD control methods, as outlined MIL-STD-1686. Unit shall be inspected a an ESD certified station. Wrist straps and/or heel grounding straps shall be used.

		P/F	Notes
12.1.	Remove PWA from storage container.		
12.2.	Verify that no parts are missing, unless called out in the assembly drawing.		
12.3.	Verify that the following capacitors are installed in the proper orientation: C2, C3, C4, C15, C16, C17, C18.		
12.4.	Verify that pin 1 of the resistor packs are installed adjacent to the silkscreened triangle on the PWB: RP1, RP2.		
12.5.	Verify the correct installation of jumper wires: J2 is installed, J1 is NOT installed.		
12.6.	Verify the proper orientation of pin 1 of all DIP packages: U3 through U10.		
12.7.	Verify that U1 and U2 have been installed with correct orientation		
12.8.	Verify that U2 has been bonded to the PWB with an epoxy compound.		
12.9.	Verify the part number of U1 (FPGA) matches the PN on the latest release of the assembly drawing bill of materials for this card.		

Board S/N:

13.0 Pre-Insertion Static Electrical Tests:

Note: All handling of this PWA shall be performed using ESD control methods, as outlined MIL-STD-1686. Unit shall be inspected a an ESD certified station. Wrist straps and/or heel grounding straps shall be used.

13.1. Power circuit isolation check

Set meter to “ohms”, record indicated resistance between the indicated pins. Note the polarity for meter hookup.

Pass/fail criterion: DUT passes if all resistance measurements are > 100 kohms.

	P/F	Notes
13.1.1. (+) to P1 pin 120 [Vcc] ↔ (-) to P1 pin 118 [DGND]		Value
13.1.2. (+) to P1 pin 1 [P15V] ↔ (-) to P1 pin 118 [DGND]		Value
13.1.3. (+) to P1 pin 118 [DGND] ↔(-) to P1 pin 3 [M15V]		Value

14.0 In-System Testing – Flight Configuration

Note: Tests run in this section are run with the hardware in "flight" configuration: no external test equipment or cables. The tests here use only the onboard diagnostic facilities of the GSS hardware. These will be the equivalent of the on-orbit tests of this system.

This section not applicable

15.0 In-System Testing – Ground Test Configuration

Note: Tests run in this section require the addition of test cables and external test hardware. They are used to verify the board functioning of the board in fine detail, and are only used at the time of board-level test and acceptance. These may be considered "Engineering Confidence Tests".

15.1. Board installation:

		P/F	Notes
15.1.1.	Install PWA in gold system enclosure per the instructions in P0663 – Gold System certification procedure		
15.1.2.	Cable system for "Configuration A" per P0663 – Gold System certification procedure (PC-EBI)		

15.2. Additional Equipment Setup.

		P/F
15.2.1.	Connect the Function Generator output (Function output) to the Ext 16f_0 A input of the Clock Emulator.	
15.2.2.	Connect the 16f_0 A output of the Clock Emulator to channel 1 of the digital oscilloscope through a co-ax.	
15.2.3.	Connect the FPGA_DIAG monitor (pin 21 of the 25-pin connector on the Test Fixture) to channel 2 of the digital oscilloscope using a 10:1 probe. (Connect all of the probe grounds to pin 13.)	
15.2.4.	Connect the APU clock (via BNC on power supply module) to channel 3 of the digital oscilloscope using a 10:1 probe.	
15.2.5.	Connect INT0 (pin 25 of the 25-pin connector on the Test Fixture) to channel 4 of the digital oscilloscope using a 10:1 probe.	
15.2.6.	Connect INT1 (BNC connector on the Test Fixture) to channel 1 of the analog oscilloscope.	
15.2.7.	Connect INT2 (BNC connector on the Test Fixture) to channel 2 of the analog oscilloscope.	
15.2.8.	Connect INT3 (pin 11 of the 25-pin connector on the Test fixture) to channel 3 of the analog oscilloscope.	

	P/F	Notes
15.2.9. Function Generator settings: A. Select square wave, B. frequency = 16.368000 MHz, C. Ampl = 4.60V, D. Offset = 2.50V, E. leave display on 'frequency' with step size = 100.		
15.2.10. GSS-SRE Clock Emulator switch settings: A. ON; 10Hz A, 16fo A, Ext 16fo. B. OFF; 10Hz B, 16fo B, Ext 10Hz.		

15.3. Digital Scope Setup:

	P/F
15.3.1. Vertical Menu: Position; place channel one at the top followed by channels two, three, and four; Scale; set to 5V per cm (may indicate 500mV per cm if scope does recognize the probe as a 10:1 probe); set all channels to full bandwidth and DC coupling	
15.3.2. Horizontal Menu: Select Main Time Base, set Trigger Position = 50%, Set Record Length = 1000, (if available on the scope) set Fit-to-screen = OFF (in Extd Acq Setup)	
15.3.3. Trig Menu: Type = edge, Source = Channel 4, Coupling = DC, Slope = rising, Level = about half of max (250mV), set to Auto Trig, set Holdoff = minimum	
15.3.4. Acquire Menu: Mode = Hi Res, Repetitive Signal = OFF (or ON for a lower sampling frequency scope), Stop After = R/S button, Limit test = OFF	
15.3.5. Measure the frequencies of channels one, two, and three – setup these measurements in this order	
15.3.6. When running, press the "Clear Menu" button to achieve an uncluttered display	
15.3.7. Use a sweep speed of 100 nsec per cm or slower depending on the signal of interest	

15.4. Analog Scope Setup:

		P/F	Notes
15.4.1.	Set channels 1 and 2 to DC, 5V/cm		
15.4.2.	Set channel 3 to DC, 0.5V/cm		
15.4.3.	Set trigger to Auto, channel 1, DC, - slope, and trigger level = 2 to 3 volts		
15.4.4.	Use A sweep; adjust sweep speed as needed for each test; also select ‘chop’ or ‘Alt’ display as needed		

15.5. Test Software

Notes on the test software display:

The top line of the display contains a 16-bit (4 Hex characters) counter incrementing at about 20 counts per second whenever the program is running. Following two lines of labels, the next line displays the data that the program is writing to registers 0, 1, 4, and 5 on the AMT board. The next line lists the data read back from the same four registers plus five status bits read from the PC_EBI board.

Except for the status bits that are displayed in binary, all displays are 16-bit words displayed in Hex. In Hex, 4 bits (representing the decimal values from 0 to 15) are displayed as 0 … 9, a, b, c, d, e, f where a = 10, f = 15, etc. The right character of the Hex word is formed from the four LS bits (3, 2, 1, and 0); the next Hex character is formed from bits 7, 6, 5, and 4; etc.

The read-back data should be the same as the written data except as follows:

A. *If the right two nibbles of Reg 0 consist of only 0's and/or 7's, 0080 is added to the Reg 0 read back;*
B. *The MS bit of Reg 1 is INT4 (this is the internally generated equivalent of INT0);*
C. *The two bits represented by 8800 in Reg 4 are the latched and unlatched readings of the AMT diagnostic Mux whenever it is enabled;*
D. *The right byte of Reg 5 is read back in the left byte; and the right nibble of Reg 5 is the input-only PPin (bit 7 is the ADC latchup flag.*

The status bits are latched on the PC_EBI board as they occur. The status, flag, and INT4 bits are cleared under program control just after they are read. It is normal for the DACK status bit to remain at zero.

Next shown are the 16 A-to-D converter readings along with their labels.

The last line of the display lists the test number and a short description of the test.

Board S/N:

15.6. Board Tests:

	Min	Max	P/F	Notes
15.6.1. Run AMT test "T1.exe"	-	-		Measured:
15.6.2. Value of AMT +15V/2	0x5F00	0x 6100		Measured:
15.6.3. Value of AMT -15V/2	0x9F00	0xA100		Measured:
15.6.4. Value of AMT +5V	0x3F00	0x4100		Measured:
15.6.5. AMT temp mon	0x2580	0x2680		Measured:
15.6.6. ACS temp mon	0x2580	0x2680		Measured:
15.6.7. AMT Agnd	0xFFE0	0x0020		Measured:

	Range	P/F	
15.6.8. View INT2 and INT3 on the analog oscilloscope: Measure interval from INT2 to INT3	9 μsec ± 0.5 μsec		Measured:

Board S/N:

15.7. Test Series T1:

	P/F	Notes
15.7.1. View INT1 and INT2 on the analog oscilloscope; trigger on INT1.		

	Range	P/F	
15.7.2. Execute test code “T1.exe”.			
15.7.3. Check IN/OUT registers for proper readback.			
15.7.4. Measure INT1 period	4.545 msec ± 0.20 msec		Measured:

	Range	P/F	
15.7.5. Execute test code “T1a.exe”.			
15.7.6. Check IN/OUT registers for proper readback.			
15.7.7. Measure INT1 period	4.545 msec ± 0.200 msec		Measured:

	Range	P/F	
15.7.8. Execute test code “T1b.exe”.			
15.7.9. Check IN/OUT registers for proper readback.			
15.7.10. Measure INT1 period	4.545 msec ± 0.200 msec		Measured:

	Range	P/F	
15.7.11. Execute test code “T1c.exe”.			
15.7.12. Check IN/OUT registers for proper readback.			
15.7.13. Measure INT1 period	4.545 msec ± 0.200 msec		Measured:

Board S/N:

15.8. Test Series T2:

	P/F	Notes
15.8.1. View INT1 and INT2 on the analog oscilloscope; trigger on INT1.		

	Range	P/F	
15.8.2. Execute test code “T2.exe”.			
15.8.3. Check IN/OUT registers for proper readback.			
15.8.4. Measure INT1 period	1.515 msec ± 0.100 msec		Measured:

	Range	P/F	
15.8.5. Execute test code “T2a.exe”.			
15.8.6. Check IN/OUT registers for proper readback.			
15.8.7. Measure INT1 period	1.515 msec ± 0.100 msec		Measured:

	Range	P/F	
15.8.8. Execute test code “T2b.exe”.			
15.8.9. Check IN/OUT registers for proper readback.			
15.8.10. Measure INT1 period	1.515 msec ± 0.100 msec		Measured:

	Range	P/F	
15.8.11. Execute test code “T2c.exe”.			
15.8.12. Check IN/OUT registers for proper readback.			
15.8.13. Measure INT1 period	1.515 msec ± 0.100 msec		Measured:

Board S/N:

15.9. Test Series T3:

	P/F	Notes
15.9.1. View INT1 and INT2 on the analog oscilloscope; trigger on INT1.		

	Range	P/F	
15.9.2. Execute test code “T3.exe”.			
15.9.3. Check IN/OUT registers for proper readback.			
15.9.4. Measure INT1 period	0.758 msec ± 0.050 msec		Measured:

	Range	P/F	
15.9.5. Execute test code “T3a.exe”.			
15.9.6. Check IN/OUT registers for proper readback.			
15.9.7. Measure INT1 period	0.758 msec ± 0.050 msec		Measured:

	Range	P/F	
15.9.8. Execute test code “T3b.exe”.			
15.9.9. Check IN/OUT registers for proper readback.			
15.9.10. Measure INT1 period	0.758 msec ± 0.050 msec		Measured:

	Range	P/F	
15.9.11. Execute test code “T3c.exe”.			
15.9.12. Check IN/OUT registers for proper readback.			
15.9.13. Measure INT1 period	0.758 msec ± 0.050 msec		Measured:

Board S/N:

15.10. Additional Tests T4, T5, T6:

For tests T4 and T5, Reg1 out will not = Reg1 in but will increment from 0 to a maximum and repeat.

	P/F	Notes
15.10.1. Execute test code “T4.exe”.		
15.10.2. Verify that the delay from INT1 to INT2 increases smoothly and continuously with time		

	P/F
15.10.3. Execute test code “T5.exe”.	
15.10.4. Verify that the delay from INT1 to INT2 increases smoothly and continuously with time	

	P/F
15.10.5. Execute test code “T6.exe”.	
15.10.6. Verify INT1, INT2, and INT3 are off (no signal)	
15.10.7. Verify that their status bits equal 000	

Board S/N:

15.11. Test Series T7

This test cycles the FPGA diagnostic Mux output (on channel 2 of the digital oscilloscope) through 30 signals. In each of the 10 groups of three signals, all three signals should be identical; as this is verified for each group, check the "passed" column. The test program sounds a 'beep' at the start of each group of three. You may use CTRL-S to pause and restart the test cycle at any time. It will be necessary to select appropriate sweep rates for each test. The individual tests, with the suggested sweep rate and the ID (High byte of Reg0) are:

Group	Sweep RT	P/F	Notes
15.11.1. Execute test code "T7.exe".			
15.11.2. c0 to c2 (internal 10 Hz)	20 msec/cm		
15.11.3. c3 to c5 (internal reset 1) and trigger on channel 2	100 nsec/cm		
15.11.4. c6 to c8 (Internal/External* 10 Hz Select, a DC level)	20 msec/cm		
15.11.5. c9 to cb (Reset 2 (10 Hz rate))	100 nsec/cm		
15.11.6. cc to ce (2.046 MHz clock)	100 nsec/cm		
15.11.7. cf to d1 (40.92 kHz clock)	5 µsec/cm		
15.11.8. d2 to d4 (1320 Hz clock)	250 µsec/cm		
15.11.9. d5 to d7 (660 Hz clock)	500 µsec/cm		
15.11.10. d8 to da (220 Hz clock)	1 msec/cm		
15.11.11. db to dd (INT1*)	250 nsec/cm		

Board S/N:

16.0 Completion of Procedure:

		P/F	Notes
16.1.	Turn off power to FSU and ACU enclosures.		
16.2.	Remove PWA from enclosure per P0663 and return to storage container.		

I certify that the this procedure was performed in whole and that the data recorded above is complete and accurate.

Test Engineer _____ Date _____

This is to certify that the information obtained under this test procedure is as represented and the documentation is completed and correct.

GSS Representative _____ Date _____

Quality Assurance _____ Date _____